Sciweavers

3729 search results - page 589 / 746
» METRICS: a system architecture for design process optimizati...
Sort
View
MICRO
2009
IEEE
207views Hardware» more  MICRO 2009»
16 years 1 months ago
Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy
3D-integration is a promising technology to help combat the “Memory Wall” in future multi-core processors. Past work has considered using 3D-stacked DRAM as a large last-level...
Gabriel H. Loh
FPGA
2004
ACM
158views FPGA» more  FPGA 2004»
15 years 12 months ago
A novel coarse-grain reconfigurable data-path for accelerating DSP kernels
In this paper, an efficient implementation of a high performance coarse-grain reconfigurable data-path on a mixed-granularity reconfigurable platform is presented. It consists of ...
Michalis D. Galanis, George Theodoridis, Spyros Tr...
FPL
2009
Springer
156views Hardware» more  FPL 2009»
15 years 11 months ago
A highly scalable Restricted Boltzmann Machine FPGA implementation
Restricted Boltzmann Machines (RBMs) — the building block for newly popular Deep Belief Networks (DBNs) — are a promising new tool for machine learning practitioners. However,...
Sang Kyun Kim, Lawrence C. McAfee, Peter L. McMaho...
CN
2004
99views more  CN 2004»
15 years 6 months ago
Broadband communication support for earth observation from the International Space Station
In order to support the communications needs of Earth-observing instruments on the International Space Station (ISS), alternative communications architectures to provide broadband...
Alex T. Nguyen, Michael H. Hadjitheodosiou, John S...
TROB
2002
120views more  TROB 2002»
15 years 6 months ago
DPAC: an object-oriented distributed and parallel computing framework for manufacturing applications
Parallel and distributed computing infrastructure are increasingly being embraced in the context of manufacturing applications, including real-time scheduling. In this paper, we pr...
N. R. Srinivasa Raghavan, Tanmay Waghmare