Sciweavers

3729 search results - page 564 / 746
» METRICS: a system architecture for design process optimizati...
Sort
View
SIGMOD
2011
ACM
218views Database» more  SIGMOD 2011»
14 years 9 months ago
A data-oriented transaction execution engine and supporting tools
Conventional OLTP systems assign each transaction to a worker thread and that thread accesses data, depending on what the transaction dictates. This thread-to-transaction work ass...
Ippokratis Pandis, Pinar Tözün, Miguel B...
ASPDAC
1998
ACM
160views Hardware» more  ASPDAC 1998»
15 years 11 months ago
Synthesis of Power Efficient Systems-on-Silicon
We developed a new modular synthesis approach for design of low-power core-based data-intensive application-specific systems on silicon. The power optimization is conducted in th...
Darko Kirovski, Chunho Lee, Miodrag Potkonjak, Wil...
ASPDAC
2001
ACM
83views Hardware» more  ASPDAC 2001»
15 years 10 months ago
Trace-driven system-level power evaluation of system-on-a-chip peripheral cores
Our earlier work for fast evaluation of power consumption of general cores in a system-on-a-chip described techniques that involved isolating high-level instructions of a core, me...
Tony Givargis, Frank Vahid, Jörg Henkel
GECCO
2003
Springer
182views Optimization» more  GECCO 2003»
15 years 11 months ago
Spatial Operators for Evolving Dynamic Bayesian Networks from Spatio-temporal Data
Learning Bayesian networks from data has been studied extensively in the evolutionary algorithm communities [Larranaga96, Wong99]. We have previously explored extending some of the...
Allan Tucker, Xiaohui Liu, David Garway-Heath
APLAS
2008
ACM
15 years 8 months ago
Certified Reasoning in Memory Hierarchies
Abstract. Parallel programming is rapidly gaining importance as a vector to develop high performance applications that exploit the improved capabilities of modern computer architec...
Gilles Barthe, César Kunz, Jorge Luis Sacch...