3729 search results - page 552 / 746 » METRICS: a system architecture for design process optimizati... |
182
click to vote
EWC
2010
15 years 5 months ago
2010
When dealing with computationally expensive simulation codes or process measurement data, surrogate modeling methods are firmly established as facilitators for design space explor...
188
click to vote
DAC
2001
ACM
16 years 7 months ago
2001
ACM
Trends in the semiconductor industry towards extensive design and code reuse motivate a need for adequate Intellectual Property Protection (IPP) schemes. We offer a new general IP...
166
click to vote
DAC
2004
ACM
16 years 7 months ago
2004
ACM
Current Static Timing Analysis (STA) techniques allow one to verify the timing of a circuit at different process corners which only consider cases where all the supplies are low o...
125
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
As the process technology enters the nanometer era, reliability has become a major concern in the design and manufacturing of VLSI circuits. In this paper we focus on one reliabil...
146
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
This paper presents a parameterized soft core generator for the discrete Fourier transform (DFT). Reusable IPs of digital signal processing (DSP) kernels are important time-saving...