3729 search results - page 490 / 746 » METRICS: a system architecture for design process optimizati... |
156
click to vote
JFR
2006
15 years 6 months ago
2006
This paper describes the implementation and testing of Alice, the California Institute of Technology's entry in the 2005 DARPA Grand Challenge. Alice utilizes a highly networ...
170
click to vote
MICRO
2002
IEEE
15 years 11 months ago
2002
IEEE
With the prevalence of server blades and systems-ona-chip (SoCs), interconnection networks are becoming an important part of the microprocessor landscape. However, there is limite...
179
click to vote
HICSS
2006
IEEE
16 years 23 days ago
2006
IEEE
For future scenarios of power system operations, like the self healing grid vision, system and communications architecture are key. Applications will require unlimited access to a...
169
click to vote
ESTIMEDIA
2004
Springer
16 years 3 days ago
2004
Springer
We proposed a hardware accelerator IP for the Tier-1 portion of Embedded Block Coding with Optimal Truncation (EBCOT) used in the JPEG2000 next generation image compression standa...
173
click to vote
DAC
2008
ACM
16 years 7 months ago
2008
ACM
With the growing number of programmable processing elements in today's MultiProcessor System-on-Chip (MPSoC) designs, the synergy required for the development of the hardware...