Sciweavers

3729 search results - page 482 / 746
» METRICS: a system architecture for design process optimizati...
Sort
View
VLSID
2005
IEEE
132views VLSI» more  VLSID 2005»
16 years 7 months ago
Influence of Leakage Reduction Techniques on Delay/Leakage Uncertainty
One of the main challenges for design in the presence of process variations is to cope with the uncertainties in delay and leakage power. In this paper, the influence of leakage r...
Yuh-Fang Tsai, Narayanan Vijaykrishnan, Yuan Xie, ...
WWW
2001
ACM
16 years 7 months ago
WebQuilt: a framework for capturing and visualizing the web experience
WebQuilt is a web logging and visualization system that helps web design teams run usability tests (both local and remote) and analyze the collected data. Logging is done through ...
Jason I. Hong, James A. Landay
GLVLSI
2005
IEEE
124views VLSI» more  GLVLSI 2005»
16 years 10 days ago
A first look at the interplay of code reordering and configurable caches
The instruction cache is a popular target for optimizations of microprocessor-based systems because of the cache’s high impact on system performance and power, and because of th...
Ann Gordon-Ross, Frank Vahid, Nikil Dutt
ASPLOS
2009
ACM
15 years 10 months ago
Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications
As our society becomes more information-driven, we have begun to amass data at an astounding and accelerating rate. At the same time, power concerns have made it difficult to brin...
Adrian M. Caulfield, Laura M. Grupp, Steven Swanso...
ICCAD
2002
IEEE
154views Hardware» more  ICCAD 2002»
16 years 3 months ago
Concurrent flip-flop and repeater insertion for high performance integrated circuits
For many years, CMOS process scaling has allowed a steady increase in the operating frequency and integration density of integrated circuits. Only recently, however, have we reach...
Pasquale Cocchini