Sciweavers

3729 search results - page 322 / 746
» METRICS: a system architecture for design process optimizati...
Sort
View
EH
2005
IEEE
127views Hardware» more  EH 2005»
16 years 11 days ago
On the Robustness Achievable with Stochastic Development Processes
Manufacturing processes are a key source of faults in complex hardware systems. Minimizing this impact of manufacturing uncertainties is one way towards achieving fault tolerant s...
Shivakumar Viswanathan, Jordan B. Pollack
ISCA
2012
IEEE
243views Hardware» more  ISCA 2012»
13 years 9 months ago
BlockChop: Dynamic squash elimination for hybrid processor architecture
Hybrid processors are HW/SW co-designed processors that leverage blocked-execution, the execution of regions of instructions as atomic blocks, to facilitate aggressive speculative...
Jason Mars, Naveen Kumar
DATE
2003
IEEE
104views Hardware» more  DATE 2003»
16 years 2 days ago
Efficient Field Processing Cores in an Innovative Protocol Processor System-on-Chip
We present an innovative protocol processor component that combines wire-speed processing for low-level, and best effort processing for higher-level protocols. The component is a ...
George Lykakis, N. Mouratidis, Kyriakos Vlachos, N...
SIGMOD
2003
ACM
146views Database» more  SIGMOD 2003»
16 years 7 months ago
Estimating Compilation Time of a Query Optimizer
A query optimizer compares alternative plans in its search space to find the best plan for a given query. Depending on the search space and the enumeration algorithm, optimizers v...
Ihab F. Ilyas, Jun Rao, Guy M. Lohman, Dengfeng Ga...
BIS
2010
185views Business» more  BIS 2010»
15 years 4 months ago
From Economic Drivers to B2B Process Models: A Mapping from REA to UMM
Inter-organizational B2B systems are most likely tending to change their business requirements over time - e.g. establishing new partnerships or change existing ones. The problem i...
Rainer Schuster, Thomas Motal, Christian Huemer, H...