Sciweavers

3729 search results - page 236 / 746
» METRICS: a system architecture for design process optimizati...
Sort
View
ASAP
2008
IEEE
161views Hardware» more  ASAP 2008»
15 years 8 months ago
Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards
In this paper, we propose a novel multi-code turbo decoder architecture for 4G wireless systems. To support various 4G standards, a configurable multi-mode MAP (maximum a posterio...
Yang Sun, Yuming Zhu, Manish Goel, Joseph R. Caval...
202
Voted
INFOCOM
2007
IEEE
16 years 26 days ago
Reduction of Quality (RoQ) Attacks on Dynamic Load Balancers: Vulnerability Assessment and Design Tradeoffs
—One key adaptation mechanism often deployed in networking and computing systems is dynamic load balancing. The goal from employing dynamic load balancers is to ensure that the o...
Mina Guirguis, Azer Bestavros, Ibrahim Matta, Yuti...
KBSE
2010
IEEE
15 years 5 months ago
Variability modeling in the real: a perspective from the operating systems domain
Variability models represent the common and variable features of products in a product line. Several variability modeling languages have been proposed in academia and industry; ho...
Thorsten Berger, Steven She, Rafael Lotufo, Andrze...
HPCS
2006
IEEE
16 years 21 days ago
Collaborative Agents for Data Dissemination in Wireless Sensor Networks
This paper presents collaborative agents system architecture approach for data dissemination in a wireless sensor network (WSN). This system architecture consists of four layers o...
Sajid Hussain, Elhadi Shakshuki, Abdul Wasey Matin...
IEEEPACT
1999
IEEE
15 years 11 months ago
Cameron: High level Language Compilation for Reconfigurable Systems
This paper presents the Cameron Project 1 , which aims to provide a high level, algorithmic language and optimizing compiler for the development of image processing applications o...
Jeffrey Hammes, Robert Rinker, A. P. Wim Böhm...