Sciweavers

3729 search results - page 226 / 746
» METRICS: a system architecture for design process optimizati...
Sort
View
DAC
2005
ACM
16 years 7 months ago
System-level energy-efficient dynamic task scheduling
Dynamic voltage scaling (DVS) is a well-known low power design technique that reduces the processor energy by slowing down the DVS processor and stretching the task execution time...
Jianli Zhuo, Chaitali Chakrabarti
CDC
2009
IEEE
139views Control Systems» more  CDC 2009»
15 years 10 months ago
Optimal filtering for uncertain linear stochastic systems
— This paper presents the optimal joint filtering and parameter identification problem for uncertain linear stochastic systems with unknown parameters in both state and observa...
Michael V. Basin, Alexander G. Loukianov, Miguel H...
SE
2007
15 years 8 months ago
Building a process layer for business applications using the blackboard pattern
Abstract: Contemporary business applications often employ a process layer in order to coordinate automated activities. One option to build such a layer is to use a workflow manage...
Stefan Kleine Stegemann, Burkhardt Funk, Thomas Sl...
169
Voted
LCPC
2005
Springer
16 years 3 days ago
Compiler Supports and Optimizations for PAC VLIW DSP Processors
Abstract. Compiler is substantially regarded as the most essential component in the software toolchain to promote a successful processor design. This paper describes our preliminar...
Yung-Chia Lin, Chung-Lin Tang, Chung-Ju Wu, Ming-Y...
DSD
2006
IEEE
131views Hardware» more  DSD 2006»
15 years 10 months ago
Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip
Abstract-- Networks-on-Chip will serve as the central integration platform in future complex SoC designs, composed of a large number of heterogeneous processing resources. Most res...
Christian Neeb, Norbert Wehn