Sciweavers

3729 search results - page 223 / 746
» METRICS: a system architecture for design process optimizati...
Sort
View
CODES
1999
IEEE
15 years 11 months ago
Power estimation for architectural exploration of HW/SW communication on system-level buses
The power consumption due to the HW/SW communication on system-level buses represents one of the major contributions to the overall power budget. A model to estimate the switching...
William Fornaciari, Donatella Sciuto, Cristina Sil...
CIIA
2009
15 years 7 months ago
Dynamic Scheduling in Petroleum Process using Reinforcement Learning
Petroleum industry production systems are highly automatized. In this industry, all functions (e.g., planning, scheduling and maintenance) are automated and in order to remain comp...
Nassima Aissani, Bouziane Beldjilali
CF
2004
ACM
16 years 1 days ago
Opportunities and challenges in application-tuned circuits and architectures based on nanodevices
Nanoelectronics research has primarily focused on devices. By contrast, not much has been published on innovations at higher layers: we know little about how to construct circuits...
Teng Wang, Zhenghua Qi, Csaba Andras Moritz
ICNS
2007
IEEE
16 years 28 days ago
Towards System-level Optimization for High Performance Unified Threat Management
To build holistic protection against complex and blended network threats, multiple security features need to be integrated into a unified security architecture, which requires in ...
Yaxuan Qi, Baohua Yang, Bo Xu, Jun Li
CSREAESA
2006
15 years 8 months ago
Design and Implementation of SoPC with Multi-Bus on a Chip
SoPC (System on a Programmable Chip) is one important kind of SoC solution based on PLD (Programmable Logic Device). At the same time, PBD (Platform-based Design) has become popul...
Fangjun Jian, Jizhong Han, Chengde Han, Qin Zhang,...