3729 search results - page 214 / 746 » METRICS: a system architecture for design process optimizati... |
168
click to vote
DFT
1998
IEEE
15 years 11 months ago
1998
IEEE
This paper presents a system to evaluate the testability of an on-line testable circuit. The system operates at the RT-level, before the logic synthesis step, and allows for an ex...
164
click to vote
INFORMS
2010
15 years 5 months ago
2010
We design and implement an intensity-modulated radiation therapy (IMRT) plan generation technology that effectively and efficiently optimizes beam geometry as well as beam intens...
202
click to vote
ESTIMEDIA
2003
Springer
15 years 11 months ago
2003
Springer
— The constant increase in levels of integration and the reduction of the time-to-market have led to the definition of new methodologies stressing reuse. This involves not only ...
188
click to vote
DAC
1996
ACM
15 years 10 months ago
1996
ACM
Abstract -- This paper introduces a new HW/SW partitioning algorithm used in automating the instruction set processor design for pipelined ASIP (Application Specific Integrated Pro...
176
click to vote
ICASSP
2011
IEEE
14 years 10 months ago
2011
IEEE
This paper considers the decomposition of a complex matrix as the product of several sets of semi-unitary matrices and upper triangular matrices in iterative manner. The inner mos...