Sciweavers

3729 search results - page 208 / 746
» METRICS: a system architecture for design process optimizati...
Sort
View
SIGMETRICS
1990
ACM
15 years 10 months ago
An Evaluation of Redundant Arrays of Disks Using an Amdahl 5890
Recently we presented several disk array architectures designed to increase the data rate and I/O rate of supercomputing applications, transaction processing, and file systems [Pat...
Peter M. Chen, Garth A. Gibson, Randy H. Katz, Dav...
CODES
2007
IEEE
16 years 28 days ago
Simultaneous synthesis of buses, data mapping and memory allocation for MPSoC
Heterogeneous multiprocessors are emerging as the dominant implementation approach to embedded multiprocessor systems. In addition to having processing elements suited to the targ...
Brett H. Meyer, Donald E. Thomas
COORDINATION
2009
Springer
16 years 7 months ago
Multicore Scheduling for Lightweight Communicating Processes
Process-oriented programming is a design methodology in which software applications are constructed from communicating concurrent processes. A process-oriented design is typically ...
Carl G. Ritson, Adam T. Sampson, Fred R. M. Barnes
HIPEAC
2005
Springer
16 years 3 days ago
Memory-Centric Security Architecture
Abstract. This paper presents a new security architecture for protecting software confidentiality and integrity. Different from the previous process-centric systems designed for ...
Weidong Shi, Chenghuai Lu, Hsien-Hsin S. Lee
ICASSP
2011
IEEE
14 years 10 months ago
Heterogeneous multiprocessor mapping for real-time streaming systems
Real-time streaming signal processing systems typically desire high throughput and low latency. Many such systems can be modeled as synchronous data flow graphs. In this paper, w...
Jing Lin, Akshaya Srivatsa, Andreas Gerstlauer, Br...