Sciweavers

3729 search results - page 141 / 746
» METRICS: a system architecture for design process optimizati...
Sort
View
EUROSYS
2011
ACM
14 years 10 months ago
Increasing performance in byzantine fault-tolerant systems with on-demand replica consistency
Traditional agreement-based Byzantine fault-tolerant (BFT) systems process all requests on all replicas to ensure consistency. In addition to the overhead for BFT protocol and sta...
Tobias Distler, Rüdiger Kapitza
ISPW
2010
IEEE
15 years 10 months ago
Software Process Model Blueprints
Abstract. Explicitly defining a software process model is widely recognized as a good software engineering practice. However, having a defined process does not necessarily mean tha...
Julio Ariel Hurtado Alegria, Alejandro Lagos, Alex...
ICASSP
2011
IEEE
14 years 10 months ago
Joint algorithm-architecture optimization of CABAC to increase speed and reduce area cost
To address the increasing demand for higher resolution and frame rates, processing speed (i.e. performance) and area cost need to be considered in the development of next generati...
Vivienne Sze, Anantha P. Chandrakasan
DATE
2009
IEEE
106views Hardware» more  DATE 2009»
16 years 1 months ago
A low-power ASIP for IEEE 802.15.4a ultra-wideband impulse radio baseband processing
—The IEEE 802.15.4a amendment has introduced ultra-wideband impulse radio (UWB IR) as a promising physical layer for energy-efficient, low data rate communications. A critical p...
Christian Bachmann, Andreas Genser, Jos Hulzink, M...
DAC
2007
ACM
16 years 7 months ago
A Self-Tuning Configurable Cache
The memory hierarchy of a system can consume up to 50% of microprocessor system power. Previous work has shown that tuning a configurable cache to a particular application can red...
Ann Gordon-Ross, Frank Vahid