Sciweavers

331 search results - page 41 / 67
» Low power implementation of a turbo-decoder on programmable ...
Sort
View
POPL
2009
ACM
16 years 23 days ago
Low-pain, high-gain multicore programming in Haskell: coordinating irregular symbolic computations on multicore architectures
With the emergence of commodity multicore architectures, exploiting tightly-coupled parallelism has become increasingly important. Functional programming languages, such as Haskel...
Abdallah Al Zain, Kevin Hammond, Jost Berthold, Ph...
ISCAS
2008
IEEE
141views Hardware» more  ISCAS 2008»
16 years 11 days ago
ASPA: Focal Plane digital processor array with asynchronous processing capabilities
— In this paper we present implementation and experimental results for a digital vision chip that operates in mixed asynchronous/synchronous mode. Mixed configuration benefits fr...
Alexey Lopich, Piotr Dudek
ISCAS
2005
IEEE
127views Hardware» more  ISCAS 2005»
15 years 11 months ago
Convergent micro-pipelines: a versatile operator for mixed asynchronous-synchronous computations
Abstract— Micro-pipelines are linear (1-D) structures for asynchronous communications. In retinotopic VLSI vision chips, communicating over 2-D image regions is a key to efficie...
Valentin Gies, Thierry M. Bernard, Alain Mé...
ASPLOS
2009
ACM
16 years 6 months ago
StreamRay: a stream filtering architecture for coherent ray tracing
The wide availability of commodity graphics processors has made real-time graphics an intrinsic component of the human/computer interface. These graphics cores accelerate the z-bu...
Karthik Ramani, Christiaan P. Gribble, Al Davis
IFIP
1993
Springer
15 years 10 months ago
Plant Engineering: Conceptual Modeling and Modular Design of a Computer Aided Environment
When designing a plant for continuous or semi-continuous processes, such as paper pulp or petrochemical production systems, engineers face very complex tasks, which are only in pa...
Cláudio Walter, José Palazzo M. de O...