Sciweavers

1307 search results - page 165 / 262
» Low Power Hardware for a High Performance PDA
Sort
View
ICCAD
2007
IEEE
128views Hardware» more  ICCAD 2007»
16 years 3 months ago
Module assignment for pin-limited designs under the stacked-Vdd paradigm
Abstract— This paper addresses the module assignment problem in pinlimited designs under the stacked-Vdd circuit paradigm. A partition-based algorithm is presented for efficient...
Yong Zhan, Tianpei Zhang, Sachin S. Sapatnekar
ISLPED
2010
ACM
351views Hardware» more  ISLPED 2010»
15 years 6 months ago
Hybrid electrical energy storage systems
Electrical energy is a high quality form of energy that can be easily converted to other forms of energy with high efficiency and, even more importantly, it can be used to control...
Massoud Pedram, Naehyuck Chang, Younghyun Kim, Yan...
HIPEAC
2007
Springer
16 years 17 days ago
Compiler-Assisted Memory Encryption for Embedded Processors
A critical component in the design of secure processors is memory encryption which provides protection for the privacy of code and data stored in off-chip memory. The overhead of ...
Vijay Nagarajan, Rajiv Gupta, Arvind Krishnaswamy
ISLPED
2005
ACM
150views Hardware» more  ISLPED 2005»
15 years 12 months ago
Fast configurable-cache tuning with a unified second-level cache
Tuning a configurable cache subsystem to an application can greatly reduce memory hierarchy energy consumption. Previous tuning methods use a level one configurable cache only, or...
Ann Gordon-Ross, Frank Vahid, Nikil D. Dutt
ASYNC
2000
IEEE
86views Hardware» more  ASYNC 2000»
15 years 10 months ago
An On-Chip Dynamically Recalibrated Delay Line for Embedded Self-Timed Systems
Self-timed systems often have to communicate with their environment through a clocked interface. For example, off-chip memory may require clocking and this can reduce the benefit...
George S. Taylor, Simon W. Moore, Steve Wilcox, Pe...