Sciweavers

1307 search results - page 143 / 262
» Low Power Hardware for a High Performance PDA
Sort
View
ISCAS
2005
IEEE
95views Hardware» more  ISCAS 2005»
16 years 1 days ago
Area, power, and pin efficient bus transceiver using multi-bit-differential signaling
—This paper describes a new low-power, area and pin efficient alternative to differential encoding for high performance chip-to-chip and backplane signaling. The technique, calle...
Donald M. Chiarulli, Jason D. Bakos, Joel R. Marti...
ISCA
2012
IEEE
320views Hardware» more  ISCA 2012»
13 years 8 months ago
Viper: Virtual pipelines for enhanced reliability
The reliability of future processors is threatened by decreasing transistor robustness. Current architectures focus on delivering high performance at low cost; lifetime device rel...
Andrea Pellegrini, Joseph L. Greathouse, Valeria B...
CODES
2007
IEEE
16 years 24 days ago
On the impact of manufacturing process variations on the lifetime of sensor networks
As an emerging technology, sensor networks provide the ability to accurately monitor the characteristics of wide geographical areas over long periods of time. The lifetime of indi...
Siddharth Garg, Diana Marculescu
DAC
2007
ACM
16 years 7 months ago
Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip
Due to high levels of integration and complexity, the design of multi-core SoCs has become increasingly challenging. In particular, energy consumption and distributing a single gl...
Ümit Y. Ogras, Diana Marculescu, Puru Choudha...
DATE
2004
IEEE
132views Hardware» more  DATE 2004»
15 years 10 months ago
Hybrid Architectural Dynamic Thermal Management
When an application or external environmental conditions cause a chip's cooling capacity to be exceeded, dynamic thermal management (DTM) dynamically reduces the power densit...
Kevin Skadron