Sciweavers

1307 search results - page 139 / 262
» Low Power Hardware for a High Performance PDA
Sort
View
SIGOPS
2010
85views more  SIGOPS 2010»
15 years 4 months ago
An energy case for hybrid datacenters
Reducing energy consumption in datacenters is key to building low cost datacenters. To address this challenge, we explore the potential of hybrid datacenter designs that mix low p...
Byung-Gon Chun, Gianluca Iannaccone, Giuseppe Iann...
MICRO
2009
IEEE
148views Hardware» more  MICRO 2009»
16 years 1 months ago
Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance
The phase-change random access memory (PRAM) technology is fast maturing to production levels. Main advantages of PRAM are non-volatility, byte addressability, in-place programmab...
Sangyeun Cho, Hyunjin Lee
CF
2011
ACM
14 years 6 months ago
Hybrid high-performance low-power and ultra-low energy reliable caches
Ubiquitous computing has become a very popular paradigm. The most suitable technological solution for those systems consists of using hybrid processors able to operate at high vol...
Bojan Maric, Jaume Abella, Francisco J. Cazorla, M...
ISLPED
2003
ACM
77views Hardware» more  ISLPED 2003»
15 years 11 months ago
Microprocessor pipeline energy analysis
The increase in high-performance microprocessor power consumption is due in part to the large power overhead of wideissue, highly speculative cores. Microarchitectural speculation...
Karthik Natarajan, Heather Hanson, Stephen W. Keck...
ICCD
2004
IEEE
98views Hardware» more  ICCD 2004»
16 years 3 months ago
Thermal-Aware IP Virtualization and Placement for Networks-on-Chip Architecture
Networks-on-Chip (NoC), a new SoC paradigm, has been proposed as a solution to mitigate complex on-chip interconnect problems. NoC architecture consists of a collection of IP core...
Wei-Lun Hung, Charles Addo-Quaye, Theo Theocharide...