Sciweavers

1307 search results - page 138 / 262
» Low Power Hardware for a High Performance PDA
Sort
View
IEEEPACT
2007
IEEE
16 years 22 days ago
A Flexible Heterogeneous Multi-Core Architecture
Multi-core processors naturally exploit thread-level parallelism (TLP). However, extracting instruction-level parallelism (ILP) from individual applications or threads is still a ...
Miquel Pericàs, Adrián Cristal, Fran...
IPPS
2009
IEEE
16 years 1 months ago
Performance projection of HPC applications using SPEC CFP2006 benchmarks
Performance projections of High Performance Computing (HPC) applications onto various hardware platforms are important for hardware vendors and HPC users. The projections aid hard...
Sameh Sharkawi, Don DeSota, Raj Panda, Rajeev Indu...
IPPS
1998
IEEE
15 years 10 months ago
A Flexible Approach for a Fault-Tolerant Router
: Cluster systems gain more and more importance as a platform for parallel computing. In this area the power of the system is strongly coupled with the performance of the network, ...
Andreas C. Döring, Wolfgang Obelöer, Gun...
BMCBI
2010
139views more  BMCBI 2010»
15 years 6 months ago
A highly efficient multi-core algorithm for clustering extremely large datasets
Background: In recent years, the demand for computational power in computational biology has increased due to rapidly growing data sets from microarray and other high-throughput t...
Johann M. Kraus, Hans A. Kestler
SIGMETRICS
1993
ACM
123views Hardware» more  SIGMETRICS 1993»
15 years 10 months ago
Effectiveness of Trace Sampling for Performance Debugging Tools
Recently there has been a surge of interest in developing performance debugging tools to help programmers tune their applications for better memory performance [2, 4, 10]. These t...
Margaret Martonosi, Anoop Gupta, Thomas E. Anderso...