Sciweavers

5252 search results - page 804 / 1051
» Logic in Access Control
Sort
View
EMSOFT
2006
Springer
15 years 10 months ago
Software partitioning for effective automated unit testing
A key problem for effective unit testing is the difficulty of partitioning large software systems into appropriate units that can be tested in isolation. We present an approach th...
Arindam Chakrabarti, Patrice Godefroid
FPGA
2006
ACM
111views FPGA» more  FPGA 2006»
15 years 10 months ago
FPGA clock network architecture: flexibility vs. area and power
This paper examines the tradeoffs between flexibility, area, and power dissipation of programmable clock networks for FieldProgrammable Gate Arrays (FPGA's). The paper begins...
Julien Lamoureux, Steven J. E. Wilton
FPGA
2006
ACM
129views FPGA» more  FPGA 2006»
15 years 10 months ago
Power-aware RAM mapping for FPGA embedded memory blocks
Embedded memory blocks are important resources in contemporary FPGA devices. When targeting FPGAs, application designers often specify high-level memory functions which exhibit a ...
Russell Tessier, Vaughn Betz, David Neto, Thiagara...
MICRO
2000
IEEE
107views Hardware» more  MICRO 2000»
15 years 10 months ago
Register integration: a simple and efficient implementation of squash reuse
Register integration (or simply integration) is a mechanism for incorporating speculative results directly into a sequential execution using data-dependence relationships. In this...
Amir Roth, Gurindar S. Sohi
MM
1995
ACM
173views Multimedia» more  MM 1995»
15 years 10 months ago
An Application Level Video Gateway
The current model for multicast transmission of video over the Internet assumes that a fixed average bandwidth is uniformly present throughout the network. Consequently, sources ...
Elan Amir, Steven McCanne, Hui Zhang