202 search results - page 10 / 41 » Location cache: a low-power L2 cache system |
170
click to vote
ISSS
2002
IEEE
15 years 11 months ago
2002
IEEE
Adding a small loop cache to a microprocessor has been shown to reduce average instruction fetch energy for various sets of embedded system applications. With the advent of core-b...
163
click to vote
MICRO
2006
IEEE
16 years 9 hour ago
2006
IEEE
We present and evaluate the idea of adaptive processor cache management. Specifically, we describe a novel and general scheme by which we can combine any two cache management alg...
249
click to vote
CAL
2010
15 years 3 months ago
2010
This paper describes dynamic pressure-aware associative placement (DPAP), a novel distributed cache management scheme for large-scale chip multiprocessors. Our work is motivated by...
174
click to vote
GLVLSI
2005
IEEE
15 years 11 months ago
2005
IEEE
The instruction cache is a popular target for optimizations of microprocessor-based systems because of the cache’s high impact on system performance and power, and because of th...
159
click to vote
RSP
2003
IEEE
15 years 11 months ago
2003
IEEE
We describe cache architecture, intended for prototype-oriented IC platforms, that automatically finds the best cache configuration for a particular application. The cache itself ...