Sciweavers

5786 search results - page 861 / 1158
» Lines Pinning Lines
Sort
View
ICCAD
1999
IEEE
101views Hardware» more  ICCAD 1999»
15 years 11 months ago
Efficient model reduction of interconnect via approximate system gramians
Krylov-subspace based methods for generating low-order models of complicated interconnect are extremely effective, but there is no optimality theory for the resulting models. Alte...
Jing-Rebecca Li, Jacob White
AGENTS
1999
Springer
15 years 11 months ago
Planning and Resource Allocation for Hard Real-Time, Fault-Tolerant Plan Execution
We describe the interface between a real-time resource allocation system with an AI planner in order to create fault-tolerant plans that are guaranteed to execute in hard real-tim...
Ella M. Atkins, Tarek F. Abdelzaher, Kang G. Shin,...
ICRA
1999
IEEE
89views Robotics» more  ICRA 1999»
15 years 11 months ago
An Integrated Interface Tool for the Architecture for Agile Assembly
Developing automated assembly systems normally happens in two distinct stages: rst an o -line" stage in which the system is designed and programmed in simulated and then an o...
Jay Gowdy, Zack J. Butler
ISCAS
1999
IEEE
95views Hardware» more  ISCAS 1999»
15 years 11 months ago
Evaluating iterative improvement heuristics for bigraph crossing minimization
The bigraph crossing problem, embedding the two node sets of a bipartite graph G = V0;V1;E along two parallel lines so that edge crossings are minimized, has application to placeme...
Matthias F. M. Stallmann, Franc Brglez, Debabrata ...
KBSE
1999
IEEE
15 years 11 months ago
Evolving Object-Oriented Designs with Refactorings
Refactorings are behavior-preserving program transformations that automate design evolution in object-oriented applications. Three kinds of design evolution are: schema transformat...
Lance Tokuda, Don S. Batory