Sciweavers

5786 search results - page 231 / 1158
» Lines Pinning Lines
Sort
View
DCC
1998
IEEE
15 years 11 months ago
Line Based, Reduced Memory, Wavelet Image Compression
Christos Chrysafis, Antonio Ortega
ICSE
1999
IEEE-ACM
15 years 11 months ago
Product-Line Architectures in Industry: A Case Study
In this paper, a case study investigating the experiences from using product-line architectures is presented involving two swedish companies, Axis Communications AB and Securitas ...
Jan Bosch
DFT
1998
IEEE
78views VLSI» more  DFT 1998»
15 years 11 months ago
A System for Evaluating On-Line Testability at the RT-level
This paper presents a system to evaluate the testability of an on-line testable circuit. The system operates at the RT-level, before the logic synthesis step, and allows for an ex...
Silvia Chiusano, Fulvio Corno, Matteo Sonza Reorda...
ICCL
1998
IEEE
15 years 11 months ago
Controlled Self-Applicable On-Line Partial Evaluation, Using Strategies
On-line partial evaluators are hardly ever selfapplicable, because the complexity of deciding whether to residualize terms causes combinatorial explosion when self-application is ...
M. Beckman, Samuel N. Kamin