Sciweavers

5786 search results - page 198 / 1158
» Lines Pinning Lines
Sort
View
APCSAC
2006
IEEE
16 years 23 days ago
A Context-Switch Reduction Heuristic for Power-Aware Off-Line Scheduling
Abstract. Scheduling algorithms significantly affect the performance of a realtime system. In systems with power constraints, context switches in a schedule result in wasted power ...
Biju K. Raveendran, Sundar Balasubramaniam, K. Dur...
AUIC
2006
IEEE
16 years 23 days ago
Line drawing in virtual reality using a game pad
We describe a software interface for drawing in three dimensions using a game pad. The software runs in a walk-in, virtual-reality theatre and has been designed for walk-up usabil...
Henry Gardner, Duan Lifeng, Qing Wang, Guyin Zhou
DFT
2006
IEEE
120views VLSI» more  DFT 2006»
16 years 23 days ago
On-Line Mapping of In-Field Defects in Image Sensor Arrays
Continued increase in complexity of digital image sensors means that defects are more likely to develop in the field, but little concrete information is available on in-field defe...
Jozsef Dudas, Cory Jung, Linda Wu, Glenn H. Chapma...
DSD
2006
IEEE
126views Hardware» more  DSD 2006»
16 years 23 days ago
Off-Line Testing of Delay Faults in NoC Interconnects
Testing of high density SoCs operating at high clock speeds is an important but difficult problem. Many faults, like delay faults, in such sub-micron chips may only appear when th...
Tomas Bengtsson, Artur Jutman, Shashi Kumar, Raimu...