Sciweavers

5786 search results - page 1029 / 1158
» Lines Pinning Lines
Sort
View
ISCA
2007
IEEE
146views Hardware» more  ISCA 2007»
16 years 24 days ago
Hardware atomicity for reliable software speculation
Speculative compiler optimizations are effective in improving both single-thread performance and reducing power consumption, but their implementation introduces significant compl...
Naveen Neelakantam, Ravi Rajwar, Suresh Srinivas, ...
ISCAS
2007
IEEE
161views Hardware» more  ISCAS 2007»
16 years 24 days ago
Hardware Architecture of a Parallel Pattern Matching Engine
Abstract— Several network security and QoS applications require detecting multiple string matches in the packet payload by comparing it against predefined pattern set. This proc...
Meeta Yadav, Ashwini Venkatachaliah, Paul D. Franz...
ISQED
2007
IEEE
160views Hardware» more  ISQED 2007»
16 years 24 days ago
On-Chip Inductance in X Architecture Enabled Design
The inductance effects become significant for sub-100nm process designs due to increasing interconnect lengths, lower interconnect resistance values and fast signal transition tim...
Santosh Shah, Arani Sinha, Li Song, Narain D. Aror...
LICS
2007
IEEE
16 years 24 days ago
A computable approach to measure and integration theory
We introduce a computable framework for Lebesgue’s measure and integration theory in the spirit of domain theory. For an effectively given second countable locally compact Hausd...
Abbas Edalat
MICRO
2007
IEEE
94views Hardware» more  MICRO 2007»
16 years 24 days ago
Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors
Snoopy cache coherence can be implemented in any physical network topology by embedding a logical unidirectional ring in the network. Control messages are forwarded using the ring...
Karin Strauss, Xiaowei Shen, Josep Torrellas
« Prev « First page 1029 / 1158 Last » Next »