Sciweavers

790 search results - page 69 / 158
» Limits of Work-Stealing Scheduling
Sort
View
VLSID
2005
IEEE
102views VLSI» more  VLSID 2005»
16 years 6 months ago
Integrated On-Chip Storage Evaluation in ASIP Synthesis
An Application Specific Instruction Set Processor (ASIP) exploits special characteristics of the given application(s) to meet the desired performance, cost and power requirements....
Manoj Kumar Jain, M. Balakrishnan, Anshul Kumar
PODS
2001
ACM
143views Database» more  PODS 2001»
16 years 6 months ago
Pipelining in Multi-Query Optimization
Database systems frequently have to execute a set of related queries, which share several common subexpressions. Multi-query optimization exploits this, by finding evaluation plan...
Nilesh N. Dalvi, Sumit K. Sanghai, Prasan Roy, S. ...
ISCA
2008
IEEE
137views Hardware» more  ISCA 2008»
16 years 16 days ago
Self-Optimizing Memory Controllers: A Reinforcement Learning Approach
Efficiently utilizing off-chip DRAM bandwidth is a critical issue in designing cost-effective, high-performance chip multiprocessors (CMPs). Conventional memory controllers deli...
Engin Ipek, Onur Mutlu, José F. Martí...
ECRTS
2007
IEEE
16 years 14 days ago
Probabilistic Admission Control to Govern Real-Time Systems under Overload
Existing real-time research focuses on how to formulate, model and enforce timeliness guarantees for task sets whose correctness has a temporal aspect. However, the resulting syst...
Claude-Joachim Hamann, Michael Roitzsch, Lars Reut...
RTAS
1998
IEEE
15 years 10 months ago
Managing Memory Requirements in the Synthesis of Real-Time Systems from Processing Graphs
In the past, environmental restrictions on size, weight, and power consumption have severely limited both the processing and storage capacity of embedded signal processing systems...
Steve Goddard, Kevin Jeffay