Sciweavers

3018 search results - page 480 / 604
» Leveraging the
Sort
View
INFOCOM
2009
IEEE
16 years 1 months ago
Graceful Network Operations
—A significant fraction of network events (such as topology or route changes) and the resulting performance degradation stem from premeditated network management and operational...
Saqib Raza, Yuanchen Zhu, Chen-Nee Chuah
ISCA
2009
IEEE
158views Hardware» more  ISCA 2009»
16 years 1 months ago
Boosting single-thread performance in multi-core systems through fine-grain multi-threading
Industry has shifted towards multi-core designs as we have hit the memory and power walls. However, single thread performance remains of paramount importance since some applicatio...
Carlos Madriles, Pedro López, Josep M. Codi...
ISCA
2009
IEEE
136views Hardware» more  ISCA 2009»
16 years 1 months ago
Architectural core salvaging in a multi-core processor for hard-error tolerance
The incidence of hard errors in CPUs is a challenge for future multicore designs due to increasing total core area. Even if the location and nature of hard errors are known a prio...
Michael D. Powell, Arijit Biswas, Shantanu Gupta, ...
LAWEB
2009
IEEE
16 years 1 months ago
Promoting Creative Design through Toolkits
—Computer science academics and professionals typically consider their contributions in terms of the algorithms, applications, and techniques that they develop. Yet equally impor...
Saul Greenberg
MICRO
2009
IEEE
315views Hardware» more  MICRO 2009»
16 years 1 months ago
Control flow obfuscation with information flow tracking
Recent micro-architectural research has proposed various schemes to enhance processors with additional tags to track various properties of a program. Such a technique, which is us...
Haibo Chen, Liwei Yuan, Xi Wu, Binyu Zang, Bo Huan...