12673 search results - page 2244 / 2535 » Learning while designing |
170
click to vote
ICS
2005
Tsinghua U.
16 years 7 days ago
2005
Tsinghua U.
With the increasing performance gap between the processor and the memory, the importance of caches is increasing for high performance processors. However, with reducing feature si...
149
click to vote
OR
2005
Springer
16 years 6 days ago
2005
Springer
The fare planning problem for public transport is to design a system of fares that maximize the revenue. We introduce a nonlinear optimization model to approach this problem. It i...
182
click to vote
PDCAT
2005
Springer
16 years 6 days ago
2005
Springer
Recently a bulk of research [14, 5, 15, 9] has been done on the modelling of the smallworld phenomenon, which has been shown to be pervasive in social and nature networks, and eng...
166
click to vote
ASPLOS
2004
ACM
16 years 4 days ago
2004
ACM
Multiple Clock Domain (MCD) processors are a promising future alternative to today’s fully synchronous designs. Dynamic Voltage and Frequency Scaling (DVFS) in an MCD processor ...
172
click to vote
CF
2004
ACM
16 years 4 days ago
2004
ACM
The ever increasing gap between processor and memory speed, sometimes referred to as the Memory Wall problem [42], has a very negative impact on performance. This mismatch will be...