Sciweavers

3706 search results - page 139 / 742
» KtSeqC: System Description
Sort
View
DATE
2006
IEEE
86views Hardware» more  DATE 2006»
16 years 17 days ago
Synthesis of system verilog assertions
In recent years, Assertion-Based Verification is being widely accepted as a key technology in the pre-silicon validation of system-on-chip(SOC) designs. The System Verilog langua...
Sayantan Das, Rizi Mohanty, Pallab Dasgupta, P. P....
DATE
2003
IEEE
122views Hardware» more  DATE 2003»
15 years 11 months ago
Synthesis of Complex Control Structures from Behavioral SystemC Models
In this paper we present the results of a set of experiments we conducted in order to evaluate the viability of the behavioral synthesis, relying on the tools available at the mom...
Francesco Bruschi, Fabrizio Ferrandi
APN
1999
Springer
15 years 10 months ago
Autonomous Continuous P/T Systems
Discrete event dynamic systems may have extremely large state spaces. For their analysis, it is usual to relax the description by removing the integrality constraints. Applying thi...
Laura Recalde, Enrique Teruel, Manuel Silva
SIGDIAL
2010
15 years 4 months ago
Validation of a Dialog System for Language Learners
In this paper we present experiments related to the validation of spoken language understanding capabilities in a language and culture training system. In this application, word-l...
Alicia Sagae, W. Lewis Johnson, Stephen Bodnar
ICASSP
2011
IEEE
14 years 10 months ago
The SRI NIST 2010 speaker recognition evaluation system
The SRI speaker recognition system for the 2010 NIST speaker recognition evaluation (SRE) incorporates multiple subsystems with a variety of features and modeling techniques. We d...
Nicolas Scheffer, Luciana Ferrer, Martin Graciaren...