Sciweavers

10600 search results - page 1917 / 2120
» Issues in process architecture
Sort
View
ASPDAC
2007
ACM
116views Hardware» more  ASPDAC 2007»
15 years 10 months ago
VLSI Design of Multi Standard Turbo Decoder for 3G and Beyond
Turbo decoding architectures have greater error correcting capability than any other known code. Due to their excellent performance turbo codes have been employed in several trans...
Imran Ahmed, Tughrul Arslan
CF
2007
ACM
15 years 10 months ago
Converting massive TLP to DLP: a special-purpose processor for molecular orbital computations
We propose an application specific processor for computational quantum chemistry. The kernel of interest is the computation of electron repulsion integrals (ERIs), which vary in c...
Tirath Ramdas, Gregory K. Egan, David Abramson, Ki...
EUROPAR
2007
Springer
15 years 10 months ago
An Evaluation of Parallelization Concepts for Baseline-Profile Compliant H.264/AVC Decoders
Due to the increasing performance requirements of decoding H.264/AVC in HDTV or larger resolutions, new approaches are necessary to enable real-time processing. According to the cu...
Klaus Schöffmann, Markus Fauster, Oliver Lamp...
WCNC
2010
IEEE
15 years 10 months ago
Scalable Mismatch Compensation for Time-Interleaved A/D Converters in OFDM Reception
Abstract—Realization of all-digital baseband receiver processing for multi-Gigabit communication requires analog-to-digital converters(ADCs) of sufficient rate and output resolu...
Sandeep Ponnuru, Upamanyu Madhow
HT
2007
ACM
15 years 10 months ago
A semantics-based aspect-oriented approach to adaptation in web engineering
In the modern Web, users are accessing their favourite Web applications from any place, at any time and with any device. In this setting, they expect the application to user-tailo...
Sven Casteleyn, William Van Woensel, Geert-Jan Hou...
« Prev « First page 1917 / 2120 Last » Next »