Sciweavers

10600 search results - page 1849 / 2120
» Issues in process architecture
Sort
View
WWW
2004
ACM
16 years 7 months ago
HPG: a tool for presentation generation in WIS
Web Information Systems (WIS) support the process of retrieving information from sources on the Web and of presenting them as a hypermedia presentation. Most WIS design ogies focu...
Bas Rutten, Peter Barna, Flavius Frasincar, Geert-...
WWW
2004
ACM
16 years 7 months ago
Site-to-site (s2s) searching using the p2p framework with cgi
Peer-To-Peer (P2P) networks like Gnutella improve some shortcomings of Conventional Search Engines (CSE) such as centralized and outdated indexing by distributing the search engin...
Wan Yeung Wong
331
Voted
ASPLOS
2009
ACM
16 years 7 months ago
QR decomposition on GPUs
QR decomposition is a computationally intensive linear algebra operation that factors a matrix A into the product of a unitary matrix Q and upper triangular matrix R. Adaptive sys...
Andrew Kerr, Dan Campbell, Mark Richards
182
Voted
HPCA
2009
IEEE
16 years 7 months ago
Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy
Cache hierarchies in future many-core processors are expected to grow in size and contribute a large fraction of overall processor power and performance. In this paper, we postula...
Niti Madan, Li Zhao, Naveen Muralimanohar, Anirudd...
HPCA
2009
IEEE
16 years 7 months ago
Variation-aware dynamic voltage/frequency scaling
Fine-grained dynamic voltage/frequency scaling (DVFS) is an important tool in managing the balance between power and performance in chip-multiprocessors. Although manufacturing pr...
Sebastian Herbert, Diana Marculescu
« Prev « First page 1849 / 2120 Last » Next »