Sciweavers

10600 search results - page 1823 / 2120
» Issues in process architecture
Sort
View
COMSWARE
2007
IEEE
16 years 1 months ago
Situation-Aware Software Engineering for Sensor Networks
—Sensor networks represent a new frontier in technology that holds the promise of unprecedented levels of autonomy in the execution of complex dynamic missions by harnessing the ...
Vir V. Phoha, Shashi Phoha
ISVLSI
2007
IEEE
150views VLSI» more  ISVLSI 2007»
16 years 1 months ago
Minimum-Congestion Placement for Y-interconnects: Some studies and observations
— Y -interconnects for VLSI chips are based on the use of global and semi-global wiring in only 0◦ , 60◦ , and 120◦ . Though X-interconnects are fast replacing the traditio...
Tuhina Samanta, Prasun Ghosal, Hafizur Rahaman, Pa...
IPPS
2006
IEEE
16 years 23 days ago
Compiler assisted dynamic management of registers for network processors
Modern network processors support high levels of parallelism in packet processing by supporting multiple threads that execute on a micro-engine. Threads switch context upon encoun...
R. Collins, Fernando Alegre, Xiaotong Zhuang, Sant...
MICRO
2006
IEEE
145views Hardware» more  MICRO 2006»
16 years 23 days ago
Virtually Pipelined Network Memory
We introduce virtually-pipelined memory, an architectural technique that efficiently supports high-bandwidth, uniform latency memory accesses, and high-confidence throughput eve...
Banit Agrawal, Timothy Sherwood
ASPLOS
2006
ACM
16 years 22 days ago
Introspective 3D chips
While the number of transistors on a chip increases exponentially over time, the productivity that can be realized from these systems has not kept pace. To deal with the complexit...
Shashidhar Mysore, Banit Agrawal, Navin Srivastava...
« Prev « First page 1823 / 2120 Last » Next »