Sciweavers

10600 search results - page 1742 / 2120
» Issues in process architecture
Sort
View
192
Voted
SENSYS
2006
ACM
16 years 25 days ago
ATPC: adaptive transmission power control for wireless sensor networks
Extensive empirical studies presented in this paper confirm that the quality of radio communication between low power sensor devices varies significantly with time and environme...
Shan Lin, Jingbin Zhang, Gang Zhou, Lin Gu, John A...
205
Voted
SENSYS
2006
ACM
16 years 25 days ago
Data compression algorithms for energy-constrained devices in delay tolerant networks
Sensor networks are fundamentally constrained by the difficulty and energy expense of delivering information from sensors to sink. Our work has focused on garnering additional si...
Christopher M. Sadler, Margaret Martonosi
180
Voted
STOC
2006
ACM
121views Algorithms» more  STOC 2006»
16 years 25 days ago
On adequate performance measures for paging
Memory management is a fundamental problem in computer architecture and operating systems. We consider a two-level memory system with fast, but small cache and slow, but large mai...
Konstantinos Panagiotou, Alexander Souza
206
Voted
ECRTS
2005
IEEE
16 years 15 days ago
Cache Contents Selection for Statically-Locked Instruction Caches: An Algorithm Comparison
Cache memories have been extensively used to bridge the gap between high speed processors and relatively slower main memories. However, they are sources of predictability problems...
Antonio Martí Campoy, Isabelle Puaut, Angel...
194
Voted
PPOPP
2005
ACM
16 years 13 days ago
Fault tolerant high performance computing by a coding approach
As the number of processors in today’s high performance computers continues to grow, the mean-time-to-failure of these computers are becoming significantly shorter than the exe...
Zizhong Chen, Graham E. Fagg, Edgar Gabriel, Julie...
« Prev « First page 1742 / 2120 Last » Next »