Sciweavers

10600 search results - page 1736 / 2120
» Issues in process architecture
Sort
View
CODES
2009
IEEE
16 years 1 months ago
An on-chip interconnect and protocol stack for multiple communication paradigms and programming models
A growing number of applications, with diverse requirements, are integrated on the same System on Chip (SoC) in the form of hardware and software Intellectual Property (IP). The d...
Andreas Hansson, Kees Goossens
ICPPW
2009
IEEE
16 years 1 months ago
Comparing and Optimising Parallel Haskell Implementations for Multicore Machines
—In this paper, we investigate the differences and tradeoffs imposed by two parallel Haskell dialects running on multicore machines. GpH and Eden are both constructed using the h...
Jost Berthold, Simon Marlow, Kevin Hammond, Abdall...
INFOCOM
2009
IEEE
16 years 1 months ago
ACTION: Breaking the Privacy Barrier for RFID Systems
—In order to protect privacy, Radio Frequency Identification (RFID) systems employ Privacy-Preserving Authentication (PPA) to allow valid readers to explicitly authenticate their...
Li Lu, Jinsong Han, Renyi Xiao, Yunhao Liu
MICRO
2009
IEEE
121views Hardware» more  MICRO 2009»
16 years 1 months ago
Application-aware prioritization mechanisms for on-chip networks
Network-on-Chips (NoCs) are likely to become a critical shared resource in future many-core processors. The challenge is to develop policies and mechanisms that enable multiple ap...
Reetuparna Das, Onur Mutlu, Thomas Moscibroda, Chi...
ISEUD
2009
Springer
16 years 1 months ago
Improving Documentation for eSOA APIs through User Studies
All software today is written using libraries, toolkits, frameworks and other application programming interfaces (APIs). We performed a user study of the online documentation a lar...
Sae Young Jeong, Yingyu Xie, Jack Beaton, Brad A. ...
« Prev « First page 1736 / 2120 Last » Next »