15787 search results - page 3050 / 3158 » Is Software Engineering Training Enough for Software Enginee... |
172
click to vote
CODES
2007
IEEE
16 years 22 days ago
2007
IEEE
This paper proposes a low power VLIW processor generation method by automatically extracting non-redundant activation conditions of pipeline registers for clock gating. It is impo...
164
click to vote
CODES
2007
IEEE
16 years 22 days ago
2007
IEEE
Networks on Chip (NoC) have emerged as the design paradigm for scalable System on Chip communication infrastructure. A growing number of applications, often with firm (FRT) or so...
174
click to vote
CODES
2007
IEEE
16 years 22 days ago
2007
IEEE
3D stacked wafer integration has the potential to improve multiprocessor system-on-chip (MPSoC) integration density, performance, and power efficiency. However, the power density...
173
click to vote
CODES
2007
IEEE
16 years 22 days ago
2007
IEEE
Performance analysis of microprocessors is a critical step in defining the microarchitecture, prior to register-transfer-level (RTL) design. In complex chip multiprocessor systems...
189
click to vote
CODES
2007
IEEE
16 years 22 days ago
2007
IEEE
We address the problem of instruction selection for Multi-Output Instructions (MOIs), producing more than one result. Such inherently parallel hardware instructions are very commo...