Sciweavers

2716 search results - page 499 / 544
» Integrating Performance Monitoring and Communication in Para...
Sort
View
GCC
2005
Springer
15 years 11 months ago
Using Fuzzy Cognitive Map to Effectively Classify E-Documents and Application
In the current Web, e-document has been the most common vehicle for delivering and exchanging information. As the amount of e-documents has grown enormously, effective classificati...
Jianzeng Wang, Yunpeng Xing, Peng Shi, Fei Guo, Zh...
FPGA
2004
ACM
121views FPGA» more  FPGA 2004»
15 years 11 months ago
Highly pipelined asynchronous FPGAs
We present the design of a high-performance, highly pipelined asynchronous FPGA. We describe a very fine-grain pipelined logic block and routing interconnect architecture, and sh...
John Teifel, Rajit Manohar
ISORC
2003
IEEE
15 years 11 months ago
Enhancing Time Triggered Scheduling with Value Based Overload Handling and Task Migration
Time triggered methods provide deterministic behaviour suitable for critical real-time systems. They perform less favourably, however, if the arrival times of some activities are ...
Jan Carlson, Tomas Lennvall, Gerhard Fohler
CEC
2009
IEEE
15 years 10 months ago
JubiTool: Unified design flow for the Perplexus SIMD hardware accelerator
This paper presents a new unified design flow developed within the Perplexus project that aims to accelerate parallelizable data-intensive applications in the context of ubiquitous...
Olivier Brousse, Jérémie Guillot, Th...
ASAP
2000
IEEE
102views Hardware» more  ASAP 2000»
15 years 9 months ago
A Theory for Software-Hardware Co-Scheduling for ASIPs and Embedded Processors
Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded proces...
Ramaswamy Govindarajan, Erik R. Altman, Guang R. G...