Sciweavers

1624 search results - page 166 / 325
» Integrating Fault-Tolerant Techniques into the Design of Cri...
Sort
View
DAC
2005
ACM
16 years 7 months ago
Operator-based model-order reduction of linear periodically time-varying systems
eriodically time-varying (LPTV) abstractions are useful for a variety of communication and computer subsystems. In this paper, we present a novel operator-based model-order reduct...
Yayun Wan, Jaijeet S. Roychowdhury
RAS
2010
137views more  RAS 2010»
15 years 4 months ago
Development of complex robotic systems using the behavior-based control architecture iB2C
This paper presents a development methodology for complex robotic systems using the behavior-based control architecture iB2C (integrated Behavior-Based Control). It is shown how a...
Martin Proetzsch, Tobias Luksch, Karsten Berns
DATE
2002
IEEE
95views Hardware» more  DATE 2002»
15 years 11 months ago
Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses
Due to the increasing operating frequencies and the manner in which the corresponding integrated circuits and systems must be designed, the extraction, modeling and simulation of ...
Hui Zheng, Lawrence T. Pileggi, Michael W. Beattie...
VLSID
2000
IEEE
79views VLSI» more  VLSID 2000»
15 years 11 months ago
Inductive Noise Reduction at the Architectural Level
A methodology for reducing ground bounce in typical microprocessors and image processing architectures has been described. As we approach Gigascale Integration, chip power consump...
Mondira Deb Pant, Pankaj Pant, D. Scott Wills, Viv...
ISLPED
1999
ACM
84views Hardware» more  ISLPED 1999»
15 years 10 months ago
An architectural solution for the inductive noise problem due to clock-gating
As we approach Gigascale Integration, chip power consumption is becoming a critical system parameter. Clock-gating idle units provides needed reductions in power consumption. Howe...
Mondira Deb Pant, Pankaj Pant, D. Scott Wills, Viv...