Sciweavers

1624 search results - page 154 / 325
» Integrating Fault-Tolerant Techniques into the Design of Cri...
Sort
View
DAC
2006
ACM
16 years 7 months ago
Synthesis of high-performance packet processing pipelines
Packet editing is a fundamental building block of data communication systems such as switches and routers. Circuits that implement this function are critical and define the featur...
Cristian Soviani, Ilija Hadzic, Stephen A. Edwards
IEEEARES
2006
IEEE
16 years 17 days ago
Securing DNS Services through System Self Cleansing and Hardware Enhancements
-- Domain Name Systems (DNS) provide the mapping between easily-remembered host names and their IP addresses. Popular DNS implementations however contain vulnerabilities that are e...
Yih Huang, David Arsenault, Arun Sood
FDL
2004
IEEE
15 years 10 months ago
A Formal Verification Approach for IP-based Designs
This paper proposes a formal verification methodology which is smoothly integrated with component-based system-level design, using a divide and conquer approach. The methodology a...
Daniel Karlsson, Petru Eles, Zebo Peng
ACMDIS
2006
ACM
16 years 15 days ago
Collaborative architecture design and evaluation
In this paper we describe a collaborative environment created to support distributed evaluation of a complex system architecture. The approach couples an interactive architecture ...
Steven R. Haynes, Amie L. Skattebo, Jonathan A. Si...
CODES
1996
IEEE
15 years 10 months ago
Uninterpreted Co-Simulation for Performance Evaluation of Hw/Sw Systems
Performance modeling and evaluation of embedded hardware/software systems is important to help the CoDesign process. The hardware/software partitioning needs to be evaluated befor...
Jean Paul Calvez, Dominique Heller, Olivier Pasqui...