Sciweavers

1624 search results - page 139 / 325
» Integrating Fault-Tolerant Techniques into the Design of Cri...
Sort
View
CEEMAS
2001
Springer
15 years 11 months ago
MAS Oriented Patterns
Multiagent systems (MAS) are spreading, in the academic world as well as in industry. Nevertheless, MAS design is still a problem. The agent community now has some experience. So, ...
Sylvain Sauvage
ICCAD
2000
IEEE
109views Hardware» more  ICCAD 2000»
15 years 11 months ago
Latency-Guided On-Chip Bus Network Design
Abstract— Deep submicron technology scaling has two major ramifications on the design process. First, reduced feature size significantly increases wire delay, thus resulting in...
Milenko Drinic, Darko Kirovski, Seapahn Meguerdich...
AAAI
1996
15 years 7 months ago
Intelligent Retail Logistics Scheduling
The Supply Chain Integrated Ordering Network (SCION) Depot Bookings system automates the planning and scheduling of perishable and non-perishable commodities and the vehicles that...
John Rowe, Keith Jewers, Andrew Codd, Andrew Alcoc...
DATE
2009
IEEE
215views Hardware» more  DATE 2009»
16 years 1 months ago
EMC-aware design on a microcontroller for automotive applications
In modern digital ICs, the increasing demand for performance and throughput requires operating frequencies of hundreds of megahertz, and in several cases exceeding the gigahertz r...
Patrice Joubert Doriol, Yamarita Villavicencio, Cr...
IESS
2007
Springer
120views Hardware» more  IESS 2007»
16 years 21 days ago
Error Containment in the Time-Triggered System-On-a-Chip Architecture
Abstract: The time-triggered System-on-a-Chip (SoC) architecture provides a generic multicore system platform for a family of composable and dependable giga-scale SoCs. It supports...
Roman Obermaisser, Hermann Kopetz, Christian El Sa...