6593 search results - page 784 / 1319 » Integrated Learning Architectures |
216
click to vote
DAC
2003
ACM
16 years 8 months ago
2003
ACM
As power consumption of the clock tree in modern VLSI designs tends to dominate, measures must be taken to keep it under control. This paper introduces an approach for reducing cl...
151
click to vote
DAC
2005
ACM
16 years 8 months ago
2005
ACM
We present applications of a recently developed automated nonlinear macromodelling approach to the important problem of macromodelling high-speed output buffers/drivers. Good nonl...
199
click to vote
DAC
2005
ACM
16 years 8 months ago
2005
ACM
Achieving design closure is one of the biggest headaches for modern VLSI designers. This problem is exacerbated by high-level design automation tools that ignore increasingly impo...
205
click to vote
DAC
2005
ACM
16 years 8 months ago
2005
ACM
Small, embedded integrated circuits (ICs) such as smart cards are vulnerable to so-called side-channel attacks (SCAs). The attacker can gain information by monitoring the power co...
199
click to vote
DAC
2006
ACM
16 years 8 months ago
2006
ACM
In this paper, a Triangularization Based Structure preserving (TBS) model order reduction is proposed to verify power integrity of on-chip structured power grid. The power grid is...