Sciweavers

6593 search results - page 427 / 1319
» Integrated Learning Architectures
Sort
View
ICRA
2005
IEEE
153views Robotics» more  ICRA 2005»
16 years 13 days ago
YARA: A Software Framework Enhancing Service Robot Dependability
— This paper focuses on the role of real-time operation support in mobile robot control architectures for service applications. We show that a control architecture with integrate...
Stefano Caselli, Francesco Monica, Monica Reggiani
IPPS
1996
IEEE
15 years 11 months ago
A New Approach to Pipeline FFT Processor
A new VLSI architecture for real-time pipeline FFT processor is proposed. A hardware oriented radix-22 algorithm is derived by integrating a twiddle factor decomposition technique ...
Shousheng He, Mats Torkelson
DAC
2005
ACM
15 years 8 months ago
TCAM enabled on-chip logic minimization
This paper presents an efficient hardware architecture of an on-chip logic minimization coprocessor. The proposed architecture employs TCAM cells to provide fastest and memory eï¬...
Seraj Ahmad, Rabi N. Mahapatra
IJACTAICIT
2010
175views more  IJACTAICIT 2010»
15 years 4 months ago
Achieving CMMI Maturity Level 3 by Implementing FEAF Reference Models
The basic purpose of an Enterprise Architecture project is creating integrity among different enterprise components, including processes, systems, technologies, and etc. While CMM...
Fatemeh Kafili Kasmaee, Ramin Nassiri, Gholamreza ...
BMCBI
2010
165views more  BMCBI 2010»
15 years 7 months ago
MTar: a computational microRNA target prediction architecture for human transcriptome
Background: MicroRNAs (miRNAs) play an essential task in gene regulatory networks by inhibiting the expression of target mRNAs. As their mRNA targets are genes involved in importa...
Vinod Chandra, Reshmi Girijadevi, Achuthsankar S. ...