6593 search results - page 407 / 1319 » Integrated Learning Architectures |
191
click to vote
ASPDAC
2007
ACM
15 years 10 months ago
2007
ACM
1 The low throughput at IC (Integrated Circuit) testing is mainly due to the increasing test data volume, which leads to high ATE (Automatic Test Equipment) memory requirements and...
189
click to vote
ICCD
2007
IEEE
15 years 10 months ago
2007
IEEE
A core mapping method for reconfigurable network-on-chip (NoC) architectures is presented in this paper. In most of the existing methods, mapping is carried out based on the traff...
173
click to vote
GLVLSI
2009
IEEE
15 years 10 months ago
2009
IEEE
Mounting concerns over variability, defects and noise motivate a new approach for integrated circuits: the design of stochastic logic, that is to say, digital circuitry that opera...
178
click to vote
DSN
2004
IEEE
15 years 10 months ago
2004
IEEE
This paper explores hardware-implemented error-detection and security mechanisms embedded as modules in a hardware-level framework called the Reliability and Security Engine (RSE)...
187
click to vote
EUROPAR
2008
Springer
15 years 8 months ago
2008
Springer
Abstract. Many advances in grid resource management are still required to realize the grid computing vision of the integration of a worldwide computing infrastructure for scientifi...