2784 search results - page 411 / 557 » Instruction Level Parallelism |
196
click to vote
IPPS
2006
IEEE
16 years 14 days ago
2006
IEEE
Modern FPGA platforms provide the hardware and software infrastructure for building a bus-based System on Chip (SoC) that meet the applications requirements. The designer can cust...
148
click to vote
ISESE
2006
IEEE
16 years 14 days ago
2006
IEEE
We present an iterative, reading-based methodology for analyzing defects in source code when change history is available. Our bottom-up approach can be applied to build knowledge ...
153
click to vote
SAC
2006
ACM
16 years 12 days ago
2006
ACM
The reduction of image reconstruction time is needed to spread the use of PET for research and routine clinical practice. In this purpose, this article presents a hardware/softwar...
162
click to vote
ASAP
2005
IEEE
16 years 2 days ago
2005
IEEE
This paper explores low-power reliable microarchitectures for addition. Power, speed, and reliability (both defect- and fault-tolerance) are important metrics of system design, sp...
162
click to vote
ASAP
2005
IEEE
16 years 2 days ago
2005
IEEE
It is widely known that parallel operation execution in multiprocessor systems generates a respective increase in memory accesses. Since the memory and bus subsystems provide a li...