Sciweavers

2784 search results - page 38 / 557
» Instruction Level Parallelism
Sort
View
CONCUR
2009
Springer
16 years 15 days ago
Flow Policy Awareness for Distributed Mobile Code
Several programming constructs have recently been proposed with the purpose of enabling the programmer to encode declassifying information flows within a program that complies wi...
Ana Almeida Matos
ANSS
2002
IEEE
15 years 11 months ago
Statistical Simulation of Symmetric Multiprocessor Systems
Statistical simulation is driven by a stream of randomly generated instructions, based on statistics collected during a single detailed simulation. This method can give accurate p...
Sébastien Nussbaum, James E. Smith
EUROPAR
2005
Springer
15 years 11 months ago
Improving Instruction Delivery with a Block-Aware ISA
Instruction delivery is a critical component for wide-issue processors since its bandwidth and accuracy place an upper limit on performance. The processor front-end accuracy and ba...
Ahmad Zmily, Earl Killian, Christos Kozyrakis
EUROPAR
2001
Springer
15 years 10 months ago
Using a Swap Instruction to Coalesce Loads and Stores
A swap instruction, which exchanges a value in memory with a value of a register, is available on many architectures. The primary application of a swap instruction has been for pro...
Apan Qasem, David B. Whalley, Xin Yuan, Robert van...
EMSOFT
2004
Springer
15 years 11 months ago
An approach for integrating basic retiming and software pipelining
Basic retiming is an algorithm originally developed for hardware optimization. Software pipelining is a technique proposed to increase instruction-level parallelism for parallel p...
Noureddine Chabini, Wayne Wolf