2784 search results - page 283 / 557 » Instruction Level Parallelism |
199
click to vote
HPCA
2009
IEEE
16 years 7 months ago
2009
IEEE
Growing concerns about power have revived interest in in-order pipelines. In-order pipelines sacrifice single-thread performance. Specifically, they do not allow execution to flow...
150
click to vote
HPCA
2008
IEEE
16 years 7 months ago
2008
IEEE
Hard-to-predict branches depending on longlatency cache-misses have been recognized as a major performance obstacle for modern microprocessors. With the widening speed gap between...
185
click to vote
HPCA
2003
IEEE
16 years 7 months ago
2003
IEEE
Java-based middleware, and application servers in particular, are rapidly gaining importance as a new class of workload for commercial multiprocessor servers. SPEC has recognized ...
159
click to vote
HPCA
2001
IEEE
16 years 7 months ago
2001
IEEE
Clustered ILP processors are characterized by a large number of non-centralized on-chip resources grouped into clusters. Traditional code generation schemes for these processors c...
210
click to vote
MICRO
2008
IEEE
16 years 1 months ago
2008
IEEE
With the multitude of existing and upcoming wireless standards, it is becoming increasingly difficult for hardware-only baseband processing solutions to adapt to the rapidly chan...