Sciweavers

3522 search results - page 298 / 705
» Incremental physical design
Sort
View
MICRO
2005
IEEE
145views Hardware» more  MICRO 2005»
16 years 9 days ago
A Mechanism for Online Diagnosis of Hard Faults in Microprocessors
We develop a microprocessor design that tolerates hard faults, including fabrication defects and in-field faults, by leveraging existing microprocessor redundancy. To do this, we...
Fred A. Bower, Daniel J. Sorin, Sule Ozev
RTSS
2005
IEEE
16 years 9 days ago
Optimal Task Rate Selection in Fixed Priority Systems
The design phase of any real-time system requires balancing the limited computational resources against the functional requirements and the performance of the application. The opt...
Enrico Bini, Marco Di Natale
SAC
2005
ACM
16 years 8 days ago
A two-dimensional separation of concerns for compiler construction
During language evolution, compiler construction is usually d along two dimensions: defining new abstract syntax tree (AST) classes, or adding new operations. In order to facilita...
Xiaoqing Wu, Suman Roychoudhury, Barrett R. Bryant...
AINA
2003
IEEE
16 years 21 hour ago
Towards RSVP Lite: Light-Weight RSVP for Generic Signaling
RSVP is a reservation setup protocol designed specifically to support QoS signaling in the Internet. However, RSVP end-to-end signaled QoS for the Internet has not become a reali...
Xiaoming Fu, Cornelia Kappler
FPL
2003
Springer
100views Hardware» more  FPL 2003»
15 years 12 months ago
Two Approaches for a Single-Chip FPGA Implementation of an Encryptor/Decryptor AES Core
In this paper we present a single-chip FPGA full encryptor/decryptor core design of the AES algorithm. Our design performs all of them, encryption, decryption and key scheduling pr...
Nazar A. Saqib, Francisco Rodríguez-Henr&ia...