Sciweavers

661 search results - page 89 / 133
» Increasing Processor Performance by Implementing Deeper Pipe...
Sort
View
DATE
2010
IEEE
153views Hardware» more  DATE 2010»
15 years 4 months ago
Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem
— Applications like 4G baseband modem require single-chip implementation to meet the integration and power consumption requirements. These applications demand a high computing pe...
Camille Jalier, Didier Lattard, Ahmed Amine Jerray...
IEEECIT
2007
IEEE
16 years 8 days ago
Indirect Tag Search Mechanism for Instruction Window Energy Reduction
Instruction window is a key component which extracts Instruction Level Parallelism (ILP) in modern out-of-order microprocessors. In order to exploit ILP for improving processor pe...
Shingo Watanabe, Akihiro Chiyonobu, Toshinori Sato
CF
2009
ACM
16 years 14 days ago
Towards automatic program partitioning
There is a trend towards using accelerators to increase performance and energy efficiency of general-purpose processors. Adoption of accelerators, however, depends on the availabi...
Sean Rul, Hans Vandierendonck, Koen De Bosschere
CCR
2011
15 years 29 days ago
The politecast communication primitive for low-power wireless
ion can improve performance without significantly breaking layered abstractions; explicit bursts are preferable to steady, constant bitrate traffic. Furthermore, the vagaries and c...
Marcus Lundén, Adam Dunkels
MICRO
2008
IEEE
119views Hardware» more  MICRO 2008»
16 years 11 days ago
The StageNet fabric for constructing resilient multicore systems
Scaling of CMOS feature size has long been a source of dramatic performance gains. However, the reduction in voltage levels has not been able to match this rate of scaling, leadin...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason ...