6546 search results - page 392 / 1310 » Improving the Performance of the RISE Algorithm |
140
click to vote
JEA
2006
15 years 6 months ago
2006
In this paper we show cache-friendly implementations of the Floyd-Warshall algorithm for the All-Pairs ShortestPath problem. We first compare the best commercial compiler optimiza...
195
click to vote
PARA
2004
Springer
16 years 3 days ago
2004
Springer
Abstract. By simulating a real computer it is possible to gain a detailed knowledge of the cache memory utilization of an application, e.g., a partial differential equation (PDE) s...
156
Voted
ICCAD
2001
IEEE
16 years 3 months ago
2001
IEEE
Retiming is a widely investigated technique for performance optimization. It performs powerful modifications on a circuit netlist. However, often it is not clear, whether the pred...
185
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
Achieving design closure is one of the biggest headaches for modern VLSI designers. This problem is exacerbated by high-level design automation tools that ignore increasingly impo...
206
click to vote
DAC
2010
ACM
15 years 7 months ago
2010
ACM
The performance of most embedded systems is critically dependent on the average memory access latency. Improving the cache hit rate can have significant positive impact on the per...