Sciweavers

6546 search results - page 143 / 1310
» Improving the Performance of the RISE Algorithm
Sort
View
CP
2003
Springer
15 years 11 months ago
Applying Interchangeability Techniques to the Distributed Breakout Algorithm
This paper presents two methods for improving the performance of the Distributed Breakout Algorithm using the notion of interchangeability. In particular, we use neighborhood part...
Adrian Petcu, Boi Faltings
ICPP
2007
IEEE
16 years 20 days ago
Fault-Driven Re-Scheduling For Improving System-level Fault Resilience
The productivity of HPC system is determined not only by their performance, but also by their reliability. The conventional method to limit the impact of failures is checkpointing...
Yawei Li, Prashasta Gujrati, Zhiling Lan, Xian-He ...
ISCA
2012
IEEE
279views Hardware» more  ISCA 2012»
13 years 8 months ago
Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems
When multiple processor (CPU) cores and a GPU integrated together on the same chip share the off-chip main memory, requests from the GPU can heavily interfere with requests from t...
Rachata Ausavarungnirun, Kevin Kai-Wei Chang, Lava...
ICIP
2009
IEEE
16 years 7 months ago
Improved Layer Processing For Mrc Compression Of Scanned Documents
The Mixed Raster Content (MRC) document compression is a well documented standard. Its efficiency for representing sharp text and graphics over a background has been extensively p...
ACMMSP
2004
ACM
125views Hardware» more  ACMMSP 2004»
15 years 11 months ago
Improving trace cache hit rates using the sliding window fill mechanism and fill select table
As superscalar processors become increasingly wide, it is inevitable that the large set of instructions to be fetched every cycle will span multiple noncontiguous basic blocks. Th...
Muhammad Shaaban, Edward Mulrane