Sciweavers

6546 search results - page 141 / 1310
» Improving the Performance of the RISE Algorithm
Sort
View
ISPD
1997
ACM
100views Hardware» more  ISPD 1997»
15 years 10 months ago
A pseudo-hierarchical methodology for high performance microprocessor design
- This paper reports on a highly effective methodology to construct complex high performance microprocessors. Critical aspects of the methodology include an integrated database for...
A. Bertolet, K. Carpenter, Keith M. Carrig, Albert...
ICCAD
2010
IEEE
158views Hardware» more  ICCAD 2010»
15 years 4 months ago
Novel binary linear programming for high performance clock mesh synthesis
Clock mesh is popular in high performance VLSI design because it is more robust against variations than clock tree at a cost of higher power consumption. In this paper, we propose ...
Minsik Cho, David Z. Pan, Ruchir Puri
VTC
2008
IEEE
106views Communications» more  VTC 2008»
16 years 22 days ago
Simulation-Based Performance Evaluation of Enhanced Broadcast Schemes for IEEE 802.11-Based Vehicular Networks
—Car-to-car communication (C2CC) enables cars to exchange information that can be used to, e.g., improve the drivers’ safety or comfort. Recently, WLANs based on the IEEE 802.1...
Yvonne Mertens, Matthias Wellens, Petri Mäh&o...
ASPLOS
1992
ACM
15 years 10 months ago
Design and Evaluation of a Compiler Algorithm for Prefetching
Software-controlled data prefetching is a promising technique for improving the performance of the memory subsystem to match today's high-performance processors. While prefet...
Todd C. Mowry, Monica S. Lam, Anoop Gupta
PAMI
2006
186views more  PAMI 2006»
15 years 6 months ago
Performance Evaluation of Fingerprint Verification Systems
This paper is concerned with the performance evaluation of fingerprint verification systems. After an initial classification of biometric testing initiatives, we explore both the t...
Raffaele Cappelli, Dario Maio, Davide Maltoni, Jam...