1001 search results - page 95 / 201 » Improving memory hierarchy performance for irregular applica... |
166
click to vote
ISCA
2009
IEEE
16 years 1 months ago
2009
IEEE
While microprocessor designers turn to multicore architectures to sustain performance expectations, the dramatic increase in parallelism of such architectures will put substantial...
170
click to vote
GRID
2004
Springer
15 years 11 months ago
2004
Springer
While resource management and task scheduling are identified challenges of Grid computing, current Grid scheduling systems mainly focus on CPU and network availability. Recent per...
165
click to vote
AINA
2007
IEEE
16 years 24 days ago
2007
IEEE
The widening gap between CPU and memory speed has made caches an integral feature of modern highperformance processors. The high degree of configurability of cache memory can requ...
152
click to vote
ASPLOS
2008
ACM
15 years 8 months ago
2008
ACM
Nested paging is a hardware solution for alleviating the software memory management overhead imposed by system virtualization. Nested paging complements existing page walk hardwar...
213
click to vote
ASPLOS
1994
ACM
15 years 10 months ago
1994
ACM
In the past decade, processor speed has become significantly faster than memory speed. Small, fast cache memories are designed to overcome this discrepancy, but they are only effe...