Sciweavers

1001 search results - page 94 / 201
» Improving memory hierarchy performance for irregular applica...
Sort
View
IPPS
1998
IEEE
15 years 10 months ago
Eliminating the Protocol Stack for Socket Based Communication in Shared Memory Interconnects
We show how the traditional protocol stack, such as TCP/IP, can be eliminated for socket based high speed communication within a cluster. The SCI shared memory interconnect is used...
Stein Jørgen Ryan, Haakon Bryhni
CODES
2005
IEEE
16 years 2 days ago
Memory access optimizations in instruction-set simulators
Design of programmable processors and embedded applications requires instruction-set simulators for early exploration and validation of candidate architectures. Interpretive simul...
Mehrdad Reshadi, Prabhat Mishra
CHI
2007
ACM
16 years 6 months ago
Understanding memory triggers for task tracking
Software can now track which computer applications and documents you use. This provides us with the potential to help end-users recall past activities for tasks such as status rep...
A. J. Bernheim Brush, Brian Meyers, Desney S. Tan,...
PARLE
1994
15 years 10 months ago
Using Reference Counters in Update-Based Coherent Memory
Abstract. As the disparity between processor and memory speed continues to widen, the exploitation of locality of reference in shared-memory multiprocessors becomes an increasingly...
Evangelos P. Markatos, Catherine E. Chronaki
ICPP
1999
IEEE
15 years 10 months ago
Parallel Media Processors for the Billion-Transistor Era
This paper describes the challenges presented by singlechip parallel media processors (PMPs). These machines integrate multiple parallel function units, instruction execution, and...
Jason Fritts, Zhao Wu, Wayne Wolf